Abstract-A reset-free anti-harmonic programmable multiplying delay-locked loop (MDLL) that provides flexible integer clock multiplication for high performance clocking applications is presented. The proposed MDLL removes harmonic locking problems by utilizing a simple harmonic lock detector and control logic, which allows this MDLL to change the input clock frequency and multiplication factor during operation without the use of start-up circuitry and external reset. A programmable voltage controlled delay line (VCDL) is utilized to achieve a wide operating frequency range from 80 MHz to 1.2 GHz with a multiplication factor of 4, 5, 8, 10, 16 and 20. This MDLL achieves a measured peak-to-peak jitter of 20 ps at 1.2 GHz.
I. INTRODUCTION
CMOS frequency multipliers have been widely used in integrated wireless transceiver systems and inter-chip I/O interface applications to multiply the incoming reference clock frequency [1, 2] . Most frequency multipliers are based on a phase-locked loop (PLL). Since a PLL is a higher-order system, it has an inherent stability problem and is difficult to design. Also, accumulated jitter of the VCO makes PLLs more susceptible to supply and substrate noise and process, voltage, and temperature (PVT) variations [1] . On the contrary, a typical delaylocked loop (DLL) is a single-pole system with no jitter accumulation problem.
Recently, multiplying delay-locked loop (MDLL) [3, 4] based frequency multipliers have been introduced to replace PLL-based ones due to their advantages such as ease of design, smaller area, lower power dissipation, nostability issue, and better jitter performance. However, conventional MDLLs [3, 4] suffer from a harmonic locking problem. Harmonic locking occurs when the DLL and MDLL locks to harmonic reference edges of the input clock as shown in Fig. 1 , resulting in incorrect output clock frequencies. Also, these conventional MDLLs are not able to switch the frequency from low to high. Moreover, changing of the input clock frequency and multiplication ratio during operation is not available.
Although [5] was introduced to avoid harmonic locking, it requires a complicated error detector circuit with large on-chip capacitors and area overhead.
In this paper, a new simple reset-free anti-harmonic programmable MDLL-based frequency multiplier is presented. The proposed frequency multiplier has the capability of changing the input clock frequency and multiplication factor during operation, while maintaining locking process without any external reset. To resolve harmonic locking problems and allow changing of the input clock frequency and multiplication factor without increasing complexity and hardware overhead, a new harmonic lock detector and simple control logic are proposed. To achieve a wide operating frequency range, the number of delay elements of the VCDL is programmable.
II. PROPOSED ARCHITECTURE AND CIRCUIT DESIGN
The proposed MDLL-based frequency multiplier is shown in Fig. 2 . It comprises an input multiplexer (MUX 1 ), a voltage controlled delay line (VCDL), a phase detector (PD), a charge pump (CP), a regulator, a bias circuit, a harmonic lock detector, a control logic block, and a divide-by-N divider. The VCDL consists of a total of 24 single-ended delay elements (DEs) and a 4-to-1 output multiplexer (MUX 2 ) for wide operating frequency range operation. The DE utilizes a typical shunt-capacitor inverter (SCI). The proposed MDLL provides programable clock multiplication with a multiplication factor N=4, 5, 8, 10, 16, and 20. By adjusting the delay of the VCO-like VCDL, the output clock frequency f Oclk can be varied. Fig. 3 shows the locking process and the proposed simple harmonic lock detector (HLD) with the control logic block. Referring to Figs. 1 and 2, when the Control signal is asserted, the external input clock Iclk enters the VCDL through the MUX 1 and then propagates through the VCDL. At every N cycles of Oclk, the divider generates the low pulse signal Div. The Div signal is used for the control Logic block that generates the Control signal. Every N pulses of the output Oclk, the phase of Iclk and Oclk are compared by the PD when the Control signal is asserted. In response to the PD's output (UP, DN), the CP generates a control voltage V cp . The delay of the DE is then adjusted to make f Oclk =N×f Iclk depending on the bias voltage, V ctrlN and V ctrlP , which generated by the regulator and the bias circuit.
As shown in Fig. 3(a) , when the MDLL is locked, Iclk's rising edge is aligned with the Nth rising edge of Oclk, resulting in zero phase difference between the input and output clocks. This architecture achieves better jitter performance than a PLL by periodically replacing the rotating edge with a clean edge of the input Iclk. In order to achieve a wide operating frequency range with monotonic delay increase, the number of cascaded DEs of the VCDL can be selected as four steps to produce a desired output clock delay by using the three NAND gates and the MUX 2 with control inputs S 1 and S 2 as shown in Table 1 . 
III. HARMONIC LOCK DETECTOR AND ANTI-HARMONIC PROCESS
Unlike the conventional MDLL [3] that has a harmonic locking problem, the proposed MDLL utilizes a simple harmonic lock detector to avoid harmonic locking. As shown in Fig. 3(a) , the HLD is a simple D flip-flop. The Control signal is asserted when both Div and Oclk goes low and is disabled when both Div and Oclk goes high. The PD is activated while the Control signal is high.
By comparing the relationship between the Control signal and Iclk, harmonic locking can be easily detected and corrected as shown in Fig. 4 . If the Oclk frequency, f Oclk , is lower than the desired frequency, N×f Iclk , with an example N=8, the Control signal is low at the 2'nd rising edge of Iclk. This condition is considered as a start of possible harmonic lock. Then the HLD generates the Detect signal by sampling the Control signal at the rising edge of Iclk. The Detect signal is disabled at the next rising edge of Iclk. This Detect pulse is used to avoid harmonic locking by simply switching the PD outputs when the HLD is turned on. This causes additional active-low UP pulses that increase I up current and V ctrl voltage, resulting in correctly locked output frequency f Oclk with a multiplication factor of 8. On the other hand, the DN pulse signal is generated when the HLD is turned off, resulting in harmonically locked 1/2 frequency of f Oclk . Fig. 5 shows the proposed PD and the charge pump. As shown in Fig. 5(a) , this PD compares the phase of Iclk and Oclk while the Control signal is high, and then enables the active-low UP signal when the Iclk is high and the Oclk is low. The DN signal is enabled when the Iclk is low and the Oclk is high.
IV. EXPERIMENTAL RESULTS
The proposed MDLL is fabricated in a 0.18-μm CMOS process and tested in a chip-on-board (COB) assembly. Fig. 6 shows the simulated MDLL operation that shows the capability of changing the multiplication factor (=division ratio) N and the input clock frequency during operation without external reset. As shown in Fig. 8(a) , proposed MDLL achieves a measured peak-to-peak jitter of 20.0 ps at 1.2 GHz. The output frequency range is from 80 MHz to 1.2 GHz. The output frequency range figure-of-merit (FOM = f Oclk _ max / f Oclk _ min ) is 15, where f Oclk _ max is the maximum output frequency and f Oclk _ min is the minimum output frequency. Table 2 . 
IV. CONCLUSIONS
We have developed a reset-free anti-harmonic programmable MDLL that provides flexible integer clock multiplication. By utilizing a simple harmonic lock detector and a phase detector, the proposed MDLL removes harmonic locking problems and allows resetfree changing of the input clock frequency and multiplication factor during operation without initialization. The multiplication factor is easily programmable. The proposed MDLL, implemented in a 0.18-mm 1. 
